72 lines
2.9 KiB
JavaScript
72 lines
2.9 KiB
JavaScript
/*
|
|
Language: VHDL
|
|
Author: Igor Kalnitsky <igor@kalnitsky.org>
|
|
Contributors: Daniel C.K. Kho <daniel.kho@tauhop.com>, Guillaume Savaton <guillaume.savaton@eseo.fr>
|
|
Description: VHDL is a hardware description language used in electronic design automation to describe digital and mixed-signal systems.
|
|
Website: https://en.wikipedia.org/wiki/VHDL
|
|
*/
|
|
|
|
function vhdl(hljs) {
|
|
// Regular expression for VHDL numeric literals.
|
|
|
|
// Decimal literal:
|
|
const INTEGER_RE = '\\d(_|\\d)*';
|
|
const EXPONENT_RE = '[eE][-+]?' + INTEGER_RE;
|
|
const DECIMAL_LITERAL_RE = INTEGER_RE + '(\\.' + INTEGER_RE + ')?' + '(' + EXPONENT_RE + ')?';
|
|
// Based literal:
|
|
const BASED_INTEGER_RE = '\\w+';
|
|
const BASED_LITERAL_RE = INTEGER_RE + '#' + BASED_INTEGER_RE + '(\\.' + BASED_INTEGER_RE + ')?' + '#' + '(' + EXPONENT_RE + ')?';
|
|
|
|
const NUMBER_RE = '\\b(' + BASED_LITERAL_RE + '|' + DECIMAL_LITERAL_RE + ')';
|
|
|
|
return {
|
|
name: 'VHDL',
|
|
case_insensitive: true,
|
|
keywords: {
|
|
keyword:
|
|
'abs access after alias all and architecture array assert assume assume_guarantee attribute ' +
|
|
'begin block body buffer bus case component configuration constant context cover disconnect ' +
|
|
'downto default else elsif end entity exit fairness file for force function generate ' +
|
|
'generic group guarded if impure in inertial inout is label library linkage literal ' +
|
|
'loop map mod nand new next nor not null of on open or others out package parameter port ' +
|
|
'postponed procedure process property protected pure range record register reject ' +
|
|
'release rem report restrict restrict_guarantee return rol ror select sequence ' +
|
|
'severity shared signal sla sll sra srl strong subtype then to transport type ' +
|
|
'unaffected units until use variable view vmode vprop vunit wait when while with xnor xor',
|
|
built_in:
|
|
'boolean bit character ' +
|
|
'integer time delay_length natural positive ' +
|
|
'string bit_vector file_open_kind file_open_status ' +
|
|
'std_logic std_logic_vector unsigned signed boolean_vector integer_vector ' +
|
|
'std_ulogic std_ulogic_vector unresolved_unsigned u_unsigned unresolved_signed u_signed ' +
|
|
'real_vector time_vector',
|
|
literal:
|
|
'false true note warning error failure ' + // severity_level
|
|
'line text side width' // textio
|
|
},
|
|
illegal: /\{/,
|
|
contains: [
|
|
hljs.C_BLOCK_COMMENT_MODE, // VHDL-2008 block commenting.
|
|
hljs.COMMENT('--', '$'),
|
|
hljs.QUOTE_STRING_MODE,
|
|
{
|
|
className: 'number',
|
|
begin: NUMBER_RE,
|
|
relevance: 0
|
|
},
|
|
{
|
|
className: 'string',
|
|
begin: '\'(U|X|0|1|Z|W|L|H|-)\'',
|
|
contains: [ hljs.BACKSLASH_ESCAPE ]
|
|
},
|
|
{
|
|
className: 'symbol',
|
|
begin: '\'[A-Za-z](_?[A-Za-z0-9])*',
|
|
contains: [ hljs.BACKSLASH_ESCAPE ]
|
|
}
|
|
]
|
|
};
|
|
}
|
|
|
|
module.exports = vhdl;
|